Applicant: Shuici Kikuchi et al.

Serial No.: 09/829,876 : April 10, 2001

Page

7,

: 3

object

wherein phosphorus ion is implanted with an energy of about 100 KeV to 200 KeV in the substrate to form the layer.

Attorney's Docket No.: 10417-076001 / F51-

132533M/HW

11. (Amended) A method of manufacturing a semiconductor device according to Claim

wherein for forming the layer, ion implantation is carried out at a region spanning from a predetermined space from said first gate insulation film to said third drain region by using a photo-resist as a mask.

12. (Amended) A method of manufacturing a semiconductor device according to Claim in 8,

wherein for forming the layer, fon implantation is carried out at a region spanning from a predetermined space from said first gate insulation film to said third drain region by using a photo-resist as a mask.

13. (Amended) A method of manufacturing a semiconductor device according to Claim 10

wherein for forming the layer, ion implantation is carried out at a region spanning from a predetermined space from the first gate insulation film to said third drain region by using a side wall insulation film formed at a side wall portion of said first gate insulating film as a mask. ruspest adjacent.

14. (Amended)//A method of manufacturing a semiconductor device according to Claim

wherein for forming the layer, ion implantation is carried out at a region spanning from a predetermined space from the first gate insulation film to said third drain region by using a side wall insulation film formed at a side wall portion of said first gate insulating film as a mask.

(Amended) A method of manufacturing a semiconductor device according to Claim

7,

7,

8,

Applicant: Shuici Kikuchi et al.

Serial No.: 09/829,876 Filed: April 10, 2001

Page: 4

7,

7,

Ì٩

wherein said layer is formed at a region spanning from a predetermined space from the first gate insulation film to said third drain region by using said first gate insulation film as a mask and ion-implanting obliquely from an upper side of the first gate insulation film.

Attorney's Docket No.: 10417-076001 / F51-

132533M/HW

16. (Amended) A method of manufacturing a semiconductor device according to Claim 8,

wherein said layer is formed at a region spanning from a predetermined space from the first gate insulation film to said third drain region by using said first gate insulation film as a mask and ion-implanting obliquely from an upper side of the first gate insulation film.

17. (Amended) A method of manufacturing a semiconductor device according to Claim

wherein said layer is formed at a region spanning from a predetermined space from the first gate insulation film to said third drain region by using a photo-resist formed to cover said first gate insulation film and ion implanting obliquely from above the first gate insulation film.

18. (Amended) A method of manufacturing a semiconductor device according to Claim

wherein said layer is formed at a region spanning from a predetermined space from the first gate insulation film to said third drain region by forming a photo-resist formed to cover said first gate insulation film and ion implanting obliquely from above the first gate insulation film.

19. (Amended) A method of manufacturing a semiconductor device according to Claim

wherein said first drain region has a lower impurity concentration than said second drain region.

20. (Amended) A method of manufacturing a semiconductor device according to Claim

Applicant: Shuici Kikuchi et al.

Serial No.: 09/829,876 : April 10, 2001 Filed

Page : 5 Attorney's Docket No.: 10417-076001 / F51-

132533M/HW

said first drain region has a lower impurity concentration than said second drain

region

## In the drawings:

Please substitute Figs. 13 to 16 with the corrected drawings provided herein.